Optimizing Sparse Tensor Times Matrix on Multi-core and Many-core Architectures

Jiajia Li
Computational Science & Engineering
Georgia Institute of Technology
Atlanta, Georgia 30332
Email: jiajiali@gatech.edu

Yuchen Ma, Chenggang Yan
Institute of Information and Control
Hangzhou Dianzi University
Hangzhou, China

Richard Vuduc
Computational Science & Engineering
Georgia Institute of Technology
Atlanta, Georgia 30332

Abstract—This paper presents the optimized design and implementation of sparse tensor-times-dense matrix multiply (SpTTM) for CPU and GPU platforms. This primitive is a critical bottleneck in data analysis and mining applications based on tensor methods, such as the Tucker decomposition. We first design and implement sequential SpTTM to avoid explicit data transformations between a tensor and a matrix, which is the conventional approach. We further optimize SpTTM on multicore CPU and GPU systems by parallelizing, avoiding locks, and exploiting data locality. Our sequential SpTTM is up to 3.5× faster than the SpTTM from Tensor Toolbox and 1.5× over that from Cyclops Tensor Framework. Our parallel algorithms show 4.1× speedup on multicore Intel Core i7 and 18.8× speedup on NVIDIA K40c GPU over our sequential SpTTM respectively.

I. INTRODUCTION

This paper considers the problem of optimizing the sparse tensor-times-dense matrix (SpTTM) operation, which appears widely in tensor-based data analysis applications. Such applications arise in numerous domains, including neuroscience [1, 2], healthcare analytics [3–5], natural language processing [6], signal processing [7], machine learning [8, 9], and social network analytics [10]. Tensors, which are multi-way arrays, provide a natural way to represent multidimensional data; a subsequent analysis of the tensor usually takes the form of factoring or decomposing the tensor into interpretable components [11–14]. (This process is analogous to the use of matrix decompositions to analyze 2-way data; tensors generalize such analyses to the k-way case for k > 2.) The speed of some of the most popular tensor decompositions, including the so-called Tucker decomposition [13], depend critically on having a fast SpTTM, thereby motivating this study.¹

Regarding our paper’s scope, we consider parallelism and locality for single-node multicore CPU and GPU platforms, and we are particularly interested in sparse input tensors. Sparsity refers to the tensor consisting mostly of zero entries, for which we wish to avoid explicit storage and computation. By contrast, there are several efficient methods for the case when the tensor is dense [15–18]. The sparse case is especially important to data analysis applications, since real-world data is often voluminous but sparse.

In principle, an SpTTM is similar to sparse matrix-times-dense matrix (SpMM). Indeed, conventional SpTTM implementations, such as those in the Tensor Toolbox [19] and Cyclops Tensor Framework (CTF) [20], first transform a sparse tensor into an equivalent sparse matrix and then assume an optimized SpMM. This approach is reasonable and produces good results. However, this conversion step incurs nontrivial costs in time and space. Moreover, the generated matrix can be very large in one of its dimensions, explicit indexing of which—for a many-way tensor—can quickly exceed the range of a 64-bit unsigned integer. Thus, we are motivated primarily to avoid any such conversion, carrying out the SpTTM “natively” on the given input tensor.

With that as background, our proposed techniques make the following contributions:

- We design and implement sequential SpTTM to avoid data transformation between a tensor and a matrix.
- We optimize SpTTM on single-node multicore CPU and GPU systems by parallelizing, avoiding locks, and employing local (fast) memory (caches on CPUs and “shared memory” on GPUs).
- Our optimized SpTTM achieves up to 4.1× on multicore Intel Core i7 and 18.8× on NVIDIA GPU K40c over our sequential SpTTM baseline, which is maximally 3.5× faster than the SpTTM from Tensor Toolbox and 1.5× over that from Cyclops Tensor Framework.

II. BACKGROUND

We first introduce the essential tensor notation for basic tensor operations. Several examples and definitions are drawn from the overview by Kolda and Bader [13].

A. Tensor Representation

A tensor is defined as a multi-way array, and the order of a tensor is the number of dimensions, also called modes. Vectors, or first-order tensors, are denoted by boldface lowercase letters, e.g., v, and matrices, or second-order tensors, are denoted by boldface capital letters, e.g., A. High-order tensors are denoted by bold capital calligraphic letters, e.g.,
\( \mathcal{X} \). Figure 1 shows a third-order tensor \( \mathcal{X} \in \mathbb{R}^{I \times J \times K} \). The scalar element at position \((i, j, k)\) of tensor \( \mathcal{X} \) is denoted by \( x_{ijk} \).

High-order tensors have a close relation with matrices and vectors. A slice (figure 2(a)) is a 2-dimensional cross-section of a tensor, achieved by fixing all indices but two, e.g. \( \mathcal{S}_{:,k} = \mathcal{X}(;,:,k) \) in MATLAB notation. A fiber (figure 2(b)) is a vector extracted from a tensor along a specified mode, selected by fixing all indices but one, e.g. \( f_{jk} = \mathcal{X}(;j,k) \). A tensor consists of a set of slices or fibers. Besides, a tensor can be transformed into an equivalent matrix by recalculating indices, this is called matricization, or unfolding. For example, mode-1 matricization of a \( 3 \times 4 \times 5 \) tensor \( \mathcal{X} \) would result in a \( 3 \times 20 \) matrix \( \mathbf{X}_{(1)} \). We recommend readers to see more details in [13]. In the following tensor operations, different tensor representations will be used for the best explanation.

\[ \mathbf{X}_{(1)} = \mathcal{X}:_{1} \]

Fig. 1. A third-order sparse tensor \( \mathcal{X} \).

Fig. 2. Slices and fibers of a third-order tensor \( \mathcal{X} \in \mathbb{R}^{I \times J \times K} \). (a) Slices \( \mathcal{S}_{:,k} = \mathcal{X}(;,:,k) \); (b) Fibers \( f_{jk} = \mathcal{X}(;j,k) \).

B. Tensor-Times-Matrix

Tensor-Times-Matrix (TTM) on mode \( n \), also known as the \( n \)-mode product, is the multiplication of a tensor \( \mathcal{X} \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_n \times \cdots \times I_N} \), with a matrix \( \mathbf{U} \in \mathbb{R}^{I_n \times R} \), denoted by \( \mathcal{Y} = \mathcal{X} \times_n \mathbf{U} \). This results in a \( I_1 \times I_2 \times \cdots \times I_{n-1} \times R \times I_{n+1} \times \cdots \times I_N \) tensor, and its operation is defined as

\[ y_{i_1 \cdots i_{n-1} i_{n+1} \cdots i_N} = \sum_{i_n=1}^{I_n} x_{i_1 \cdots i_{n-1} i_n i_{n+1} \cdots i_N} u_{i_n r} \]  

(1)

Since the real application data is always sparse with a relatively small amount of nonzero entries, we focus on sparse tensor-times-dense matrix (SpTTM) in this paper. SpTTM is a critical kernel in tensor decomposition algorithms, such as the Tucker decomposition. The factor matrices in tensor decomposition are usually dense, and the number of columns of each matrix is called rank. We focus on the popular low-rank tensor decompositions, which means the factor matrices all have small number of columns.

III. SpTTM Property and sCOO Format

We first explain an important property of SpTTM to its implementation, then we introduce sCOO format for a semi-sparse tensor, which is a special sparse tensor.

A. Notation

We introduce some notation to be used in the following paper.

- **Product mode**: the mode on which a tensor times a matrix, e.g. mode-\( n \) in Equation 1.
- **Index mode**: the modes except the product mode, e.g. mode-\((1, \ldots, n-1, n+1, \ldots, N)\) in Equation 1.
- **Dense mode**: all non-empty fibers on this mode are dense.
- **Sparse mode**: at least one non-empty fiber on this mode are sparse.

B. SpTTM Property

SpTTM outputs a semi-sparse tensor whose product mode is dense and index modes are unchanged.

Mode-\( n \) fibers of \( \mathcal{X} \) and \( \mathcal{Y} \) tensors are defined as

\[ f_n^X = \mathcal{X}(i_1, \ldots, i_{n-1},; i_{n+1}, \ldots, i_N), \]
\[ f_n^Y = \mathcal{Y}(i_1, \ldots, i_{n-1},; i_{n+1}, \ldots, i_N) \]

where \( i_1, \ldots, i_{n-1}, i_{n+1}, \ldots, i_N \) are fixed. \( f_n^X \) is a sparse fiber because of the sparsity of \( \mathcal{X} \). Equation 1 is equal to

\[ f_n^Y(r) = \sum_{i_n=1}^{I_n} f_n^X(i_n)u_{i_n r} \]  

(2)

when \( r \) is fixed. Element \( f_n^Y(r) \) is the dot-product of fiber \( f_n^X \) and \( u(:, r) \), a column of \( \mathbf{U} \). Since \( u(:, r) \) is a dense vector, each \( f_n^Y(r) \) is non-zero only if there exist at least one nonzero in fiber \( f_n^X \). That is, a non-empty fiber \( f_n^X \) generates a dense fiber \( f_n^Y \). For each pair of fixed indices \( i_1, \ldots, i_{n-1}, i_{n+1}, \ldots, i_N \), we compute a mode-\( n \) fiber of \( \mathcal{Y} \), so the indices \( i_1, \ldots, i_{n-1}, i_{n+1}, \ldots, i_N \) are unchanged for the resulting tensor \( \mathcal{Y} \). We call a sparse tensor with one or more dense modes as a semi-sparse tensor. Figure 3 shows the behavior of a second-order sparse tensor (sparse matrix) times a dense matrix. The product mode \( j \) is a dense mode in the resulting matrix, while its index mode \( i \) is the same with the input sparse matrix, except index \( i \) is indexing dense fibers now.

\[ \mathbf{X}_{(1)} \times \mathbf{U} = \mathbf{Y} \]

Fig. 3. Sparse matrix-dense matrix multiply.
C. sCOO format

Tensors generated from real-world applications are usually hyper-sparse with only a small number of nonzero entries. Thus, a sparse tensor is represented by a compressed format by storing only the nonzero entries. The most straightforward and popular format of a sparse tensor is coordinate (COO) format. COO format uses one array to store the nonzero entries, and \( N \) arrays to store all the indices for \( N \) modes. Figure 4(a) shows a \( 3 \times 3 \times 2 \) semi-sparse tensor with mode-3 (indexing by \( k \) ) as the dense mode in the COO format.

\[
\begin{array}{ccc|c}
 i & j & k & \text{val} \\
1 & 1 & 1 & 1 \\
1 & 2 & 2 & 1 \\
2 & 1 & 1 & 1 \\
3 & 1 & 2 & 4 \\
3 & 3 & 1 & 5 \\
3 & 3 & 2 & 6 \\
\end{array}
\]

(a) COO

\[
\begin{array}{ccc|c}
 i & j & \text{val} \\
1 & 1 & 1 & 2 \\
2 & 1 & 3 & 4 \\
3 & 3 & 5 & 6 \\
\end{array}
\]

(b) sCOO

\[\text{Fig. 4. COO and sCOO formats of a semi-sparse } 3 \times 3 \times 2 \text{ tensor.}\]

Since the indices of a dense mode can be computed from the location of nonzero entries, it is unnecessary to store dense modes’ indices by extra arrays in a semi-sparse tensor. Besides, due to the highly sparse property of the input tensor of SpTTM, the output is still a sparse tensor but with a dense mode. We use a simple semi-Coordinate (sCOO) format which only stores the indices of sparse modes and all the nonzeros. The idea of distinguishing dense and sparse modes was first proposed by Baskaran et al in [21]. Figure 4(b) shows the sCOO format for the example semi-sparse tensor. The sCOO format saves 50% space compared to the COO format to store a third-order semi-sparse tensor with one dense mode, when integer and floating-point values occupy the same number of bits. The space benefit comes from two aspects: First, sCOO eliminates the index array of the dense mode; Second, each index array of sCOO is shorter because of index compression. If a \( N \)-th order semi-sparse tensor has \( k \) dense modes, then sCOO will save at least \( \frac{k}{N+1} \) storage space.

IV. SEQUENTIAL SPTTM

Based on COO and sCOO formats, we implement sequential SpTTM by directly operating on nonzero entries without explicit transformation.

Given a sparse tensor \( \mathbf{X} \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N} \) and a dense matrix \( \mathbf{U} \in \mathbb{R}^{I_0 \times R} \), we know the resulting tensor \( \mathbf{Y} \) is a semi-sparse tensor. From Equation 1, the ideal time complexity of SpTTM is

\[
T_{\text{ideal}} = 2 \times Xnnz \times R,
\]

where \( Xnnz \) is the number of nonzeros of \( \mathbf{X} \). The intuitive algorithm for SpTTM without explicit transformation is to loop all nonzeros of \( \mathbf{X} \) by timing each one with its corresponding row of \( \mathbf{U} \). Then all rows with the same indices \( (i_1, \ldots, i_{n-1}, i_{n+1}, \ldots, i_N) \) are sum-reduced to get a fiber of \( \mathbf{Y} (\mathbf{F}_n^\mathbf{Y}) \). This algorithm has two problems: First, in the sum-reduction stage there is an implicit index comparing operation even if \( \mathbf{X} \) is pre-sorted. The complexity of comparing indices \( (i_1, \ldots, i_{n-1}, i_{n+1}, \ldots, i_N) \) is high especially for high-order sparse tensors. One more comparison for an extra mode increases the SpTTM complexity by \( Xnnz \), which is non-trivial compared to Equation 3 especially for low-rank tensor decomposition with a small \( R \). Second, the sum-reduction stage is hard to parallelize and may lead to memory write conflicts.

To solve these problems, we design our SpTTM algorithm (Algorithm 1) to avoid expensive index comparison and with easy-to-implement parallelization. Each mode-\( n \) fiber of \( \mathbf{Y} \) \( (\mathbf{F}_n^\mathbf{Y}) \) is a sized-\( R \) dense vector, we record \( nfibs \) as the number of \( f_n^\mathbf{Y} \). Thus the number of nonzeros of \( \mathbf{Y} \): \( Ynnz = nfibs \times R \). We use an extra array \( fptr \) to identify the beginning locations of every mode-\( n \) fiber of \( \mathbf{X} \) \( (\mathbf{F}_n^\mathbf{X}) \), then transverse all \( nfibs \) fibers of \( \mathbf{Y} \). Instead of transversing \( \mathbf{X} \), we avoid comparing the indices.

Our SpTTM has two steps, pre-allocating semi-sparse tensor \( \mathbf{Y} \) and computing. From SpTTM’s property in Section III, the semi-sparse tensor keeps the index modes unchanged, so the \( nfibs \) of \( \mathbf{Y} \) is the same with the number of \( f_n^\mathbf{X} \). By pre-sorting on \( \mathbf{X} \), we can allocate the accurate space for \( \mathbf{Y} \). During the computation step, each \( f_n^\mathbf{Y} \) is \( xval(\text{pred}(i, j)) \) locates the corresponding \( f_n^\mathbf{X} = xval(fptr(i), \ldots, fptr(i+1)-1) \). Then \( f_n^\mathbf{Y} \) is the sum of rows \( u(\text{mind}, r) \) scaled by each nonzero of fiber \( f_n^\mathbf{X} \). Algorithm 1 achieves the ideal time complexity (Equation 3) by eliminating the index comparison. For a third-order sparse tensor, our SpTTM only uses \( O(4 \times Xnnz) \) space which is much smaller than the traditional \( O(7 \times Xnnz) \) counting the transformed matrix in COO format. Thus, our SpTTM saves at least 42% space for a third-order tensor.

Algorithm 1 Sequential SpTTM algorithm.

Input: A sparse tensor \( \mathbf{X} \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N} \), a dense matrix \( \mathbf{U} \in \mathbb{R}^{I_0 \times R} \), and an integer \( n \):

Output: A semi-sparse tensor \( \mathbf{Y} \in \mathbb{R}^{I_1 \times \cdots \times I_{n-1} \times R \times I_{n+1} \cdots \times I_N} \),

1: \( U \in \mathbb{R}^{I_0 \times R} \), and an integer \( n \);
2: \( nfibs \): the number of mode-\( n \) fibers of \( \mathbf{Y} \);
3: \( fptr \): the beginnings of each \( \mathbf{X} \) mode-\( n \) fiber, size \( nfibs \).
4: for \( i = 0, \ldots, nfibs \) do
5: \( for \ j = fptr(i), \ldots, fptr(i+1)-1 \) do
6: \( mind = xinds(n, j) \)
7: \( r = 0, \ldots, R \) do
8: \( yval(i, r) += xval(j) \times u(mind, r) \)
9: end for
10: end for
11: end for
12: Return \( \mathbf{Y} \);

V. OPTIMIZED SPTTM

Based on our sequential SpTTM, we optimize SpTTM on multicore CPU and GPU platforms by parallelizing, avoiding
locks, and using local (fast) memory (caches on CPUs and “shared memory” on GPUs).

A. Multi-threading SpTTM

We first parallelize SpTTM on the multicore CPU architecture using OpenMP. Since our sequential SpTTM transverses all independent fibers of \(Y\), we can easily parallelize this loop by assigning different CPU threads. In Algorithm 2, each thread computes a length \(R\) fiber \(f^I\) independently and shares matrix \(U\). Because our SpTTM algorithm limits the sum-reduction dependency inside a thread, OMP SpTTM naturally avoids locks and well utilizes CPU caches for reading \(X\) and its indices and writing \(Y\).

Algorithm 2 Multi-threading SpTTM algorithm.

Input: A sparse tensor \(X \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N}\), a dense matrix \(U \in \mathbb{R}^{I_n \times R}\), and an integer \(n\);
Output: A semi-sparse tensor \(Y \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N - 1 \times R \times I_{n+1} \times \cdots \times I_N}\);
2: \(n\_fibs\): the number of mode-n fibers of \(Y\);
3:\(fp\_tr\): the beginnings of each \(X\) mode-n fiber, size \(n\_fibs\).
4:\parfor\(i = 0, \ldots, n\_fibs\) do
5: \(\text{for } j = fp\_tr(i), \ldots, fp\_tr(i + 1) - 1 \text{ do}\)
6: \(\text{mind} = xinds(n,j)\)
7: \(\text{for } r = 0, \ldots, R \text{ do}\)
8: \(yval(i,r) = xval(j) * u(\text{mind}, r)\)
9: \end for
10: \end for
11: \end parfor
12: Return \(Y\);

B. GPU SpTTM

We also parallelize SpTTM on the GPU architecture using CUDA programing interface and optimize it using GPU shared memory.

1) Parallelization strategy: We assign two-dimensional thread blocks to compute each nonzero entry of \(Y\) with the size \(ntx \times nty\), where \(nty\) is set to \(R\), the number of columns of \(U\) and \(ntx\) could be 16, 32, 64, 128 according to different \(nty\) values. Since our SpTTM algorithm is a main kernel for low-rank decomposition, the rank \(R\) is usually a number smaller than 100 [13]. Thus, only one-dimensional grids are needed, each of which consists of up to \(nb\) \(n\_fibs/ntx\) blocks. A real sparse tensor may have more \(n\_fibs\) than a grid’s capability, we further divide SpTTM into \(ng\) device kernels, with each kernel launches the maximum number of blocks of a grid. To summarize,

\[
ng = \frac{n\_fibs}{\text{maxGridSize} \times ntx} \tag{4}
\]

\[
\text{nb} = \left\{ \begin{array}{cl}
\frac{n\_fibs}{\text{maxGridSize}}, & ng = 1 \\
\frac{ntx}{\text{maxGridSize}}, & ng > 1 
\end{array} \right. \tag{5}
\]

Because of GPU hardware limitation, the maximum number of threads per block \(\text{maxBlockSize} = 1024\). So,

\[
ntx < \frac{\text{maxBlockSize}}{nty} \tag{6}
\]

According to different \(nty = R\), we choose the maximal possible value under this limitation. Overall, our GPU SpTTM has \(ng\) kernels and each kernel has \(nb\) blocks of \(ntx \times nty\) threads. Because our SpTTM algorithm doesn’t need communication between threads, each thread can execute independently.

2) Using GPU shared memory: We first analyze the GPU SpTTM behavior to find data locality. The only data reuses are matrix \(U\) and tensor \(Y\). \(u(mind, tidy)\) can be reused by \(ntx\) threads with the same \(tidy\) when \(mind\) happens to be the same. Large sparse tensors usually have low reuse degree because of the hyper-sparse nonzero distribution. For example the density of ‘nell2’ tensor from Never Ending Language Learning (NELL) project [22] is 2.40e-05. Thus, the reuse of \(U\) can be reasonably ignored when no pre-processing of \(X\) is used for better locality. Therefore, we only reuse \(Y\), each \(yval(i,tidy)\) is reused by \(fp\_tr(i + 1) - fp\_tr(i)\) times.

In Algorithm 3, we show GPU SpTTM algorithm by using GPU shared memory for tensor \(Y\). The needed shared memory size is \(ntr \times R \times \text{sizeof(double)} < 8K\) according to Equation 6, which is smaller than shared memory size (16K or 48K). Although data locality of \(Y\) could also be explored by GPU caches, long fibers and their indices of large tensor \(X\) may potentially generate more cache misses for writing \(Y\), especially for relatively small GPU cache (Table I). Thus, we secure tensor \(Y\) using GPU shared memory.

Algorithm 3 GPU SpTTM algorithm with GPU shared memory utilization.

Input: A sparse tensor \(X \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N}\), a dense matrix \(U \in \mathbb{R}^{I_n \times R}\), an integer \(n\), and GPU thread hierarchy \(\text{dimGrid}\) and \(\text{dimBlock}\);
Output: A semi-sparse tensor \(Y \in \mathbb{R}^{I_1 \times I_2 \times \cdots \times I_N - 1 \times R \times I_{n+1} \times \cdots \times I_N}\);
2: \(n\_fibs\): the number of mode-n fibers of \(Y\);
3:\(fp\_tr\): the beginnings of each \(X\) mode-n fiber, size \(n\_fibs\).
4:\(Y\_shr\): shared memory space for \(Y\).
5: \(tidx = \text{threadIdx.x}\);
6: \(tidy = \text{threadIdx.y}\); \(\triangleright i\): global index of a \(Y\) mode-n fiber.
7: \(i = \text{blockIdx.x} * \text{blockDim.x} + tidx\);
8: \(yshr(tidy, tidy) = 0\); \(\triangleright j\): global index of the nonzeros of \(X\) mode-n fiber.
9: \(\text{for } j = fp\_tr(i), \ldots, fp\_tr(i + 1) - 1 \text{ do}\)
10: \(\text{mind} = xinds(n,j)\)
11: \(yshr(tidy, tidy) = xval(j) * u(\text{mind}, tidy)\)
12: \end for
13: \(yval(i, tidy) = yshr(tidy, tidy)\);
14: Return \(Y\);

VI. EXPERIMENTS

In this section, we test our algorithms on two platforms and also compare the performance with state-of-the-art Tensor Toolbox library [13]. Then we analyze the performance behavior by varying product modes and ranks.

A. Platforms and Dataset

We use Intel Core i7-4770K and NVIDIA Tesla K40c testing platforms (Table I). NVIDIA Tesla K40c has much higher peak performance and bandwidth than multicore Intel Core i7. All experiments are performed in double-precision
and the performance numbers are the average of five running tests.

We use sparse tensors from real applications including functional Magnetic Resonance Imaging (fMRI) measurements of brain activity [23] ("brainq" with noun-voxel-human), Never Ending Language Learning (NELL) project [22] ("nell1" and "nell2" with noun-verb-noun), and data crawled from tagging systems [24] ("deli" with user-item-tag). The details of the data are shown in Table II.

<table>
<thead>
<tr>
<th>Dataset</th>
<th>Order</th>
<th>Mode sizes</th>
<th>NNZ</th>
<th>Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>brainq</td>
<td>3</td>
<td>$60 \times 70K \times 9$</td>
<td>11M</td>
<td>2.9e-01</td>
</tr>
<tr>
<td>nell2</td>
<td>3</td>
<td>$12K \times 9K \times 29K$</td>
<td>77M</td>
<td>1.3e-05</td>
</tr>
<tr>
<td>nell1</td>
<td>3</td>
<td>$2.9M \times 2.1M \times 25.5M$</td>
<td>144M</td>
<td>3.1e-13</td>
</tr>
<tr>
<td>deli</td>
<td>3</td>
<td>$0.5M \times 17.3M \times 2.5M$</td>
<td>140M</td>
<td>6.1e-12</td>
</tr>
</tbody>
</table>

### B. Performance Speedup

We test our algorithms on CPU and GPU platforms and show their speedups over our sequential SpTTM on real tensors in Figure 5. The number of columns of the dense matrix is set to 16, to reflect tensor decomposition’s low-rank property. All speedup numbers are SpTTM on mode-3 and averaged over five iterations. Because of the large tensor sizes, GPU memory cannot hold all the data of some SpTTM algorithms. The OMP SpTTM speedups over our sequential SpTTM are obtained by employing the maximum eight threads using hyper-threading technique. The GPU SpTTM speedups over our sequential SpTTM are tested by setting $ntx = 32$. Compared to our sequential SpTTM, OMP SpTTM achieves up to $4.1 \times$ speedup and GPU SpTTM achieves up to $18.8 \times$ speedup on the four real sparse tensors. GPU SpTTM’s speedup over OMP SpTTM is up to $6.0 \times$, showing the advantage of using GPU to accelerate SpTTM.

We also compare our results with MATLAB Tensor Toolbox’s implementation from Sandia National Laboratories [19] and Cyclops Tensor Framework [20] in C++ language. We compare with Tensor Toolbox version 2.6 and CTF-1.4.1, while Tensor Toolbox is build in MATLAB R2014b, CTF is compiled with Intel icc-17.0.0 linked with Intel Math Kernel Library [25]. We record their sequential execution time and get the average over five iterations. SpTTMs in Tensor Toolbox and CTF first transform a sparse tensor into a sparse matrix, and then do a sparse matrix and a dense matrix multiplication, finally transform the sparse matrix back to a sparse or dense tensor. Our SpTTM algorithm is directly implemented on the input sparse tensor without transformation, which saves time and space. Figure 6 shows the execution time of our SpTTM algorithms comparing with Tensor Toolbox (TTBox) and Cyclops Tensor Framework (CTF) on the “brainq” tensor, which is the only tensor they can run without exceeding CPU memory. Our SpTTM algorithms (“seq”, “omp”, and “gpu”) are much faster than TTBox and CTF. One reason is that we avoid transformation time, and the other reason is our optimized sequential SpTTM improves the performance. This figure also proves comparing OMP and GPU SpTTM with our own written sequential SpTTM is fair enough.

### C. Analysis

We first analyze the tensor transformation time percentage of Tensor Toolbox, then analyze SpTTM performance behavior by varying product modes and ranks. We also measure the benefit of using GPU shared memory.

1) **Tensor transformation:** We use “ttbox” and “ttbox w/o transform” to show the performance of Tensor Toolbox and the pure multiply operation in it (without data transformation)
in Figure 7. The data transformation, including the conversion
time of matricization and tensorization before and after the
multiply, takes 14-31% execution time. Tensor Toolbox with
and without data transformation are both slower than our se-
quential SpTTM in all cases, which shows our transformation
avoiding is beneficial and our SpTTM algorithm (Algorithm 1)
outperforms Tensor Toolbox’s SpTTM.

2) **Mode behavior:** From Figure 6, the running time of
GPU SpTTM on the three modes varies more than OMP and
sequential SpTTM. GPU SpTTM gets the longest running
time on mode-2. Considering the dimension size of “brainq” is
60 × 70K × 9 from Table II, SpTTM on mode-2 can only have
up to 540 thread blocks, which is quite small for the GPU
architecture. Thus, GPU SpTTM runs even slower than OMP
SpTTM on mode-2. This figure shows SpTTM on different
modes may have different performance behavior according to
the dimension sizes.

3) **Rank behavior:** We also test SpTTM on different ranks
8, 16, 32, 64. From our experiments, keeping 512 threads per
block achieves the highest performance, so we set block sizes
as (64, 8), (32, 16), (16, 32), (8, 64) to test GPU SpTTM. Note
that in this experiment, only the block shape varies, the number
of blocks and threads are kept the same. When the rank size
grows, the output tensor \( Y \) becomes larger, thus we can do
a full test only on the two relative small tensors “brainq” and
“nell2”. We use relative performance by mapping the
GPU SpTTM performance with rank size 8 to 1. Figure 8
shows the performance grows when increasing the rank size,
because a longer dense vector is processed by each thread with
regular memory accesses. The actual performance numbers
of “brainq” and “nell2”are 2 – 7 Gflops and 3 – 12 Gflops
respectively, which are both much lower than the GPU’s peak
performance in Table I because of the irregularity of sparse
tensors.

4) **GPU shared memory:** Figure 9 compares the perfor-
mance of the GPU SpTTM with or without using GPU shared
memory using the speedups over sequential SpTTM. This ex-
periment uses the same parameter settings as in Section VI-B.
Our GPU SpTTM with GPU shared memory optimization
doesn’t benefit much from this method on the testing tensors,
the improvement is 5%-27%. Further optimization on GPU
SpTTM is our next research step.
on the last several modes. CSF is a hierarchical, fiber-centric format by extending the popular CSR format to sparse tensors, and it is memory-efficient and shows high speedups on the MTTKRP operation over the COO format. However, when operating on a non-root mode, the recursive algorithm based on CSF format may be not suitable for GPU architecture.

Some work on sparse matrix and dense matrix multiplication [29–36] is also related to our work. However, our focus is to avoid unnecessary transformation, which is a problem only for tensors. The optimization methods of sparse matrix and dense matrix multiplication can be referred for our future optimization.

VIII. Conclusion

This paper presents an optimized design and implementation of sparse tensor-times-dense matrix multiply (SpTTM) for CPU and GPU platforms. This primitive is a critical bottleneck in tensor decompositions, such as Tucker decomposition. We design and implement sequential SpTTM to avoid data transformation, and further optimize SpTTM on multicore CPU and GPU systems by parallelizing, avoiding locks, and exploring data locality. Our sequential SpTTM is maximally 3.5× and 1.5× faster than the SpTTMs in Tensor Toolbox and Cyclops Tensor Framework respectively. Our parallel algorithms show 4.1× speedup on multicore Intel Core i7 and 18.8× speedup on NVIDIA K40c GPU over our sequential SpTTM respectively. From our analysis, different input sparse tensors, ranks, and operating on different modes all influence SpTTM performance. Adaptive parameters of the SpTTM algorithms will be helpful to achieve fairly good performance for a particular input sparse tensor.

In the future, we intend to do further optimization on SpTTM to increase the dense matrix reuse and better handle the load-balance issue. From our experiments and GPU memory limitation, we will extend our algorithms to multi-GPU platforms to support larger sparse tensors. Besides, more tensor operations will be integrated into our Sparse Tensor Operation Library (SpTOL), such as Matriced Tensor Times Khatri-Rao Product (MTTKRP) and general tensor contraction.

ACKNOWLEDGMENT

Thanks for Prof. Edgar Solomonik’s help with CTF experiments. This material is based upon work supported by the U.S. National Science Foundation (NSF) Award Number 1533768, Zhejiang Province Nature Science Foundation of China LR17F030006, and National Nature Science Foundation of China (61671196,61327902).

REFERENCES


[12] I. Perros, R. Chen, R. Vuduc, and J. Sun, “Sparse hierar-
chical tucker factorization and its application to healthcare,” *IEEE International Conference on Data Mining (ICDM)*, 2015.


